aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAlistair Francis <alistair.francis@wdc.com>2020-05-13 15:04:16 -0700
committerAntonio Borneo <borneo.antonio@gmail.com>2020-06-14 14:23:23 +0100
commit7e78c04f1c275176bdee8f9d2553300218164577 (patch)
treea7dfc8303da58357a2df96b3ae8f944e84208d5f
parent4a5de86f5871a07c05d4d13f18a75ab4554d07cb (diff)
downloadopenocd-jz4730-7e78c04f1c275176bdee8f9d2553300218164577.tar.gz
board: Add the HiFive1 revB board configuration
Change-Id: If186afcfd2c87414b9323569a16aed9a6054c883 Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-on: http://openocd.zylin.com/5680 Tested-by: jenkins Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com> Reviewed-by: Tim Newsome <tim@sifive.com>
-rw-r--r--tcl/board/sifive-hifive1-revb.cfg21
1 files changed, 21 insertions, 0 deletions
diff --git a/tcl/board/sifive-hifive1-revb.cfg b/tcl/board/sifive-hifive1-revb.cfg
new file mode 100644
index 000000000..292f1027a
--- /dev/null
+++ b/tcl/board/sifive-hifive1-revb.cfg
@@ -0,0 +1,21 @@
+adapter speed 4000
+
+adapter driver jlink
+transport select jtag
+
+set _CHIPNAME riscv
+jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x20000913
+
+set _TARGETNAME $_CHIPNAME.cpu
+target create $_TARGETNAME.0 riscv -chain-position $_TARGETNAME
+$_TARGETNAME.0 configure -work-area-phys 0x80000000 -work-area-size 0x4000 -work-area-backup 0
+
+flash bank onboard_spi_flash fespi 0x20000000 0 0 0 $_TARGETNAME.0
+
+init
+
+jlink jtag 3
+
+halt
+flash protect 0 1 last off
+echo "Ready for Remote Connections"