SoCFPGA dts updates for v6.3

- Align UART node with bindings
- Add pinctrl properties for Stratix10/Agilex
- Change address-cells to 2 to support 64-bit address for fpga region
-----BEGIN PGP SIGNATURE-----

iQIzBAABCgAdFiEEoHhMeiyk5VmwVMwNGZQEC4GjKPQFAmPhKSIACgkQGZQEC4Gj
KPQG5hAAl05XiutOnl7CVJNk2jlZMbjhFXGNQ+1+Wq7wrZjKUuPPbHMoAATjH1kf
N/CxxfuD2NkILegGsYReeQ5YRGLzmRf8/pT0whaOari+6+VWiGfw1mxY5xmIaT0U
e/imSeInEmT7M9f8vAooCiUPOI7cXQzHUTquqUv6tvhY3sodm8AkgRldEbcLC6Qq
MrBhh5ttYAA1RsTGexDf6OZpZJ0ULbLyKLtul/k8qsqytRu20EC4NFNwqs0MA6M0
omF69Axig3ZLlBebeR7z7k2dzlDttoCXdDdf1BJ2ZRwtv7kqxeBLmx4hsSKKJFq6
tv39tCn6ZXNbG7Lx/exJ3Csge1PkEfx8/W+Ka/glbjRyfeSCXsUVL6c4WLTzy5LD
sA/U6SzpLUywSlME2Kt7D8oFyTtYee1NDwB31jHmFmKFDipwzIc+xNj6GuPSCock
vh53Oy0wHooxL6g3A3GZEjQP3Dxp11IqBJhP3xE2kYsgIEpZljXpMDMmGfrOS2yA
PO2h31CN17559ixmD18qsRs5rVuiRJUPjtGZe1XetCqVkP0IHK7UFifWAASXA+3t
In0IiSlGIrKjuviuwH3qu624fk1XmD+wvso/rtmbyvddfdxtNC9C0cafnzemgeNc
7mmjZyLer2smnJnoZKQZo5hUx1wy/+MRFUNYkRmUEVpryy8ugd0=
=Ww6H
-----END PGP SIGNATURE-----