aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/mm
AgeCommit message (Expand)AuthorFilesLines
2006-09-29[PATCH] pidspace: is_init()Sukadev Bhattiprolu1-1/+1
2006-09-27[MIPS] Replace BARRIER with more appropriate hazard barrier.Ralf Baechle1-13/+8
2006-09-27[MIPS] c-r4k: Convert init functions from inline to __init.Ralf Baechle1-10/+10
2006-09-27[MIPS] Make PROT_WRITE imply PROT_READ.Ralf Baechle1-1/+1
2006-09-27[MIPS] Do not use drop_mmu_context to flusing other task's VIPT I-cache.Atsushi Nemoto2-27/+33
2006-09-27[MIPS] Retire flush_icache_page from mm use.Ralf Baechle5-13/+15
2006-09-27[MIPS] c-r4k: Typo fix.Ralf Baechle1-1/+1
2006-09-26[PATCH] reduce MAX_NR_ZONES: fix MAX_NR_ZONES array initializationsChristoph Lameter1-2/+2
2006-07-13[MIPS] sparsemem: fix crash in show_memAtsushi Nemoto1-0/+2
2006-07-13[MIPS] Print out TLB handler assembly for debugging.Thiemo Seufer1-88/+71
2006-07-13[MIPS] vr41xx: Replace magic number for P4K bit with symbol.Yoichi Yuasa1-1/+1
2006-07-13[MIPS] vr41xx: Changed workaround to recommended methodYoichi Yuasa1-4/+3
2006-07-13[MIPS] Do not count pages in holes with sparsememAtsushi Nemoto1-25/+40
2006-07-13[MIPS] VR41xx: Set VR41_CONF_BP only for PrId 0x0c80.Yoichi Yuasa1-1/+3
2006-07-13[MIPS] Use the proper technical term for naming some of the cache macros.Ralf Baechle1-4/+4
2006-06-30Remove obsolete #include <linux/config.h>Jörn Engel14-14/+0
2006-06-29[MIPS] 74K: Assume it will also have an AR bit in config7Ralf Baechle1-0/+1
2006-06-29[MIPS] Treat CPUs with AR bit as physically indexed.Ralf Baechle1-3/+8
2006-06-29[MIPS] MIPS32/MIPS64 S-cache fix and cleanupAtsushi Nemoto1-32/+3
2006-06-29[MIPS] Fix handling of 0 length I & D caches.Chris Dearman1-23/+41
2006-06-29[MIPS] MIPS32/MIPS64 secondary cache managementChris Dearman3-5/+160
2006-06-19[MIPS] Remove prototype for non-existing function.Ralf Baechle1-1/+0
2006-06-06[MIPS] Fix sparsemem support.Chad Reese1-1/+1
2006-06-06[MIPS] Save write-only Config.OD from being clobberedSergei Shtylyov1-0/+34
2006-06-01[MIPS] Treat R14000 like R10000.Kumba3-0/+6
2006-06-01[MIPS] Fix deadlock on MP with cache aliases.Ralf Baechle1-9/+30
2006-06-01[MIPS] Fix detection and handling of the 74K processor.Chris Dearman1-0/+1
2006-06-01[MIPS] Add missing 34K processor IDsNigel Stephens1-0/+1
2006-04-19[MIPS] Use __ffs() instead of ffs() for waybit calculation.Atsushi Nemoto2-9/+9
2006-04-19[MIPS] Handle IDE PIO cache aliases on SMP.Ralf Baechle5-0/+15
2006-04-19[MIPS] MT: Improved multithreading support.Ralf Baechle3-40/+141
2006-04-19[MIPS] Fix tx49_blast_icache32_page_indexed.Atsushi Nemoto1-1/+2
2006-04-19[MIPS] Fix CONFIG_LIMITED_DMA build.Ralf Baechle1-0/+2
2006-04-19[MIPS] Fix vectored interrupt support in TLB exception handler generator.Ralf Baechle1-2/+2
2006-04-19[MIPS] Cleanup free_initmem the same way as i386 did.Ralf Baechle1-25/+23
2006-03-27[PATCH] unify PFN_* macrosDave Hansen1-3/+1
2006-03-24[PATCH] s/;;/;/gAlexey Dobriyan1-3/+3
2006-03-22[PATCH] remove set_page_count() outside mm/Nick Piggin1-3/+3
2006-03-22[PATCH] mm: split highorder pagesNick Piggin1-2/+3
2006-03-21[MIPS] TX49XX has prefetch.Atsushi Nemoto2-2/+9
2006-03-21[MIPS] Kill tlb-andes.c.Thiemo Seufer3-260/+6
2006-03-21[MIPS] War on whitespace: cleanup initial spaces followed by tabs.Ralf Baechle1-9/+9
2006-03-21[MIPS] Remove CONFIG_BUILD_ELF64.Ralf Baechle1-13/+0
2006-03-21[MIPS] sc-rm7k.c cleanupAtsushi Nemoto1-16/+9
2006-03-18[MIPS] local_r4k_flush_cache_page fixAtsushi Nemoto2-5/+9
2006-03-09[MIPS] Scatter a bunch of __init over tlbex.c.Ralf Baechle1-17/+17
2006-02-28[MIPS] Initialize S-cache function pointers even on S-cache-less CPUs.Ralf Baechle1-5/+11
2006-02-21[MIPS] Sibyte: #if CONFIG_* doesn't fly.Ralf Baechle1-1/+1
2006-02-14[MIPS] Add protected_blast_icache_range, blast_icache_range, etc.Atsushi Nemoto2-151/+23
2006-02-07[MIPS] Support /proc/kcore for MIPSDaniel Jacobowitz1-0/+16
2006-02-07[MIPS] Remove wrong __user tags.Atsushi Nemoto2-7/+5
2006-01-10MIPS: Rename MIPS_CPU_ISA_M{32,64} -> MIPS_CPU_ISA_M{32,64}R1.Ralf Baechle1-2/+2
2005-12-12[PATCH] mips: setup_zero_pages count 1Hugh Dickins1-2/+2
2005-12-01[MIPS] Use reset_page_mapcount to initialize empty_zero_page usage counter.Ralf Baechle1-1/+1
2005-10-29[PATCH] mm: init_mm without ptlockHugh Dickins1-3/+1
2005-10-29SB1 cache exception handling.Andrew Isaacson2-8/+51
2005-10-29Add support for SB1A CPU.Andrew Isaacson1-0/+1
2005-10-29Fix zero length sys_cacheflushAtsushi Nemoto1-0/+2
2005-10-29Rename page argument of flush_cache_page to something more descriptive.Ralf Baechle1-16/+17
2005-10-29Fix wrong comment.Ralf Baechle1-1/+1
2005-10-29Fixup a few lose ends in explicit support for MIPS R1/R2.Ralf Baechle1-2/+2
2005-10-29Don't copy SB1 cache error handler to uncached memory.Ralf Baechle1-1/+0
2005-10-29Fix stale comment in c-sb1.c.Andrew Isaacson1-1/+1
2005-10-29Cleanup the mess in cpu_cache_init.Ralf Baechle5-54/+44
2005-10-29Use R4000 TLB routines for SB1 also.Ralf Baechle2-386/+1
2005-10-29Sync c-tx39.c with c-r4k.c.Atsushi Nemoto1-4/+5
2005-10-29Add/Fix missing bit of R4600 hit cacheop workaround.Thiemo Seufer2-1/+2
2005-10-29Minor code cleanup.Thiemo Seufer1-15/+15
2005-10-29R4600 v2.0 needs a nop before tlbp.Thiemo Seufer1-0/+2
2005-10-29Don't set up a sg dma address if we have no page address for some reason.Thiemo Seufer1-38/+8
2005-10-29More .set push/pop.Thiemo Seufer1-2/+2
2005-10-29Let r4600 PRID detection match only legacy CPUs, cleanups.Thiemo Seufer2-7/+10
2005-10-29Handle mtc0 - tlb write hazard for VR5432.Ralf Baechle1-0/+1
2005-10-29Avoid SMP cacheflushes. This is a minor optimization of startup butRalf Baechle4-29/+13
2005-10-29Philips PNX8550 support: MIPS32-like core with 2 Trimedias on it.Pete Popov1-0/+1
2005-10-29More AP / SP bits for the 34K, the Malta bits and things. Still wantsRalf Baechle2-5/+3
2005-10-29Mark a few variables __read_mostly.Ralf Baechle1-1/+7
2005-10-29MIPS R2 instruction hazard handling.Ralf Baechle1-0/+1
2005-10-29Detect the 34K.Ralf Baechle1-0/+1
2005-10-29Define kmap_atomic_pfn() for MIPS.Ralf Baechle1-0/+19
2005-10-29Date: Fri Jul 8 20:10:17 2005 +0000Ralf Baechle1-1/+1
2005-10-29Rename CONFIG_CPU_MIPS{32,64} to CONFIG_CPU_MIPS{32|64}_R1.Ralf Baechle4-6/+6
2005-10-29Avoid tlbw* hazards for the R4600/R4700/R5000.Maciej W. Rozycki1-1/+6
2005-10-29Inline ioremap() calls for constant addresses that map to KSEG1.Maciej W. Rozycki1-12/+3
2005-10-29Fix the diagnostic dump for the XTLB refill handler.Maciej W. Rozycki1-1/+8
2005-10-29Fix a diagnostic message.Maciej W. Rozycki1-1/+1
2005-10-29Use macros for the RM7k cp0.config bits instead of magic numbers.Maciej W. Rozycki1-9/+9
2005-10-29Optimize R3k TLB Load/Store/Modified handlers, by schedulingMaciej W. Rozycki1-40/+30
2005-10-29Fill R3k load delay slots properly.Maciej W. Rozycki1-0/+3
2005-10-29Only dump instructions actually emitted.Maciej W. Rozycki1-7/+7
2005-10-29Handle _PAGE_DIRTY correctly for CONFIG_64BIT_PHYS_ADDR on 32bit CPUs.Thiemo Seufer1-23/+29
2005-10-29Better interface to run uncached cache setup code.Thiemo Seufer2-25/+10
2005-10-29Arrested for multiple offences of header file inclusion.Ralf Baechle1-1/+1
2005-10-29Fix race conditions for read_c0_entryhi. Remove broken ASID masks inThiemo Seufer2-45/+63
2005-10-29Remove useless casts. Fix formatting.Maciej W. Rozycki1-12/+19
2005-10-29Fix 64bit SMP TLB handler and stack frame handling, optimize 32bit SMPThiemo Seufer1-29/+21
2005-10-29R4300 delay slot.Ralf Baechle1-0/+1
2005-10-29Reformat; cosmetic cleanups.Ralf Baechle1-1/+2
2005-10-29Export shm_align_mask and flush_data_cache_page.Ralf Baechle1-0/+2
2005-10-29Gcc 4.0 fixes.Ralf Baechle1-1/+1
2005-10-29Sparseify MIPS.Ralf Baechle3-9/+11
2005-10-29Base Au1200 2.6 support.Pete Popov2-0/+5
2005-10-29Fix initialization. Unbreak the wait-for-completion loops. Code cleanup.Thiemo Seufer1-22/+24
2005-10-29Switch SiByte drivers back to __raw_*() functions.Maciej W. Rozycki1-14/+14
2005-10-29Handle addresses beyond VMALLOC_END correctly.Thiemo Seufer1-1/+2
2005-10-29Use intermediate variable.Thiemo Seufer1-3/+3
2005-10-29Moves a test which determines if we actually need to perform aRalf Baechle1-7/+7
2005-10-29Update MIPS to use the 4-level pagetable code thereby getting rid ofRalf Baechle9-25/+52
2005-10-2925Kf is also physically indexed.Ralf Baechle1-0/+1
2005-10-2920Kc and SB1 don't suffer from aliases.Ralf Baechle1-0/+2
2005-10-29Delete duplicate copy of fixrange_init.Ralf Baechle2-33/+3
2005-10-29Move missplaced code line to the right place.Ralf Baechle1-3/+2
2005-10-29Use hardware mechanism to deal with cache aliases in the 24K.Ralf Baechle1-2/+10
2005-10-29Remove old wrong bits of cache code.Ralf Baechle1-3/+0
2005-10-29Formatting fixes.Maciej W. Rozycki1-9/+10
2005-10-28[PATCH] gfp_t: dma-mapping (mips)Al Viro4-8/+8
2005-09-05[PATCH] mips: fix build warningsYoichi Yuasa1-1/+1
2005-09-05[PATCH] mips: nuke trailing whitespaceRalf Baechle5-27/+27
2005-09-05[PATCH] mips: clean up 32/64-bit configurationRalf Baechle5-27/+27
2005-06-25[PATCH] mips: add MIPS-specific support for flatmem/discontigmemYoichi Yuasa2-3/+3
2005-06-21[PATCH] mm: remove PG_highmemBadari Pulavarty1-1/+0
2005-04-16Linux-2.6.12-rc2v2.6.12-rc2Linus Torvalds33-0/+10655
generated by cgit 1.2.3-korg (git 2.39.0) at 2024-05-23 19:34:56 +0000