aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/accel
diff options
context:
space:
mode:
authorAjit Pal Singh <quic_ajitpals@quicinc.com>2023-10-16 11:01:13 -0600
committerJeffrey Hugo <quic_jhugo@quicinc.com>2023-10-27 10:05:42 -0600
commit6216fb03f8bd0b1439e9e799a306bafd5b462622 (patch)
treee9f59cf8c8cf251b41d01de7e23a1f007c1d3a0a /Documentation/accel
parentbb8e97e26ce6437d2f57f37e8ba767a2b9cf0d65 (diff)
downloadlinux-6216fb03f8bd0b1439e9e799a306bafd5b462622.tar.gz
accel/qaic: Add support for periodic timesync
Device and Host have a time synchronization mechanism that happens once during boot when device is in SBL mode. After that, in mission-mode there is no timesync. In an experiment after continuous operation, device time drifted w.r.t. host by approximately 3 seconds per day. This drift leads to mismatch in timestamp of device and Host logs. To correct this implement periodic timesync in driver. This timesync is carried out via QAIC_TIMESYNC_PERIODIC MHI channel. Signed-off-by: Ajit Pal Singh <quic_ajitpals@quicinc.com> Signed-off-by: Pranjal Ramajor Asha Kanojiya <quic_pkanojiy@quicinc.com> Reviewed-by: Jeffrey Hugo <quic_jhugo@quicinc.com> Reviewed-by: Carl Vanderlip <quic_carlv@quicinc.com> Reviewed-by: Pranjal Ramajor Asha Kanojiya <quic_pkanojiy@quicinc.com> Signed-off-by: Jeffrey Hugo <quic_jhugo@quicinc.com> Reviewed-by: Stanislaw Gruszka <stanislaw.gruszka@linux.intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20231016170114.5446-2-quic_jhugo@quicinc.com
Diffstat (limited to 'Documentation/accel')
-rw-r--r--Documentation/accel/qaic/aic100.rst4
-rw-r--r--Documentation/accel/qaic/qaic.rst5
2 files changed, 9 insertions, 0 deletions
diff --git a/Documentation/accel/qaic/aic100.rst b/Documentation/accel/qaic/aic100.rst
index a5fef0869aabc3..2ed32be7ae2519 100644
--- a/Documentation/accel/qaic/aic100.rst
+++ b/Documentation/accel/qaic/aic100.rst
@@ -225,6 +225,10 @@ of the defined channels, and their uses.
| | | | device side logs with the host time |
| | | | source. |
+----------------+---------+----------+----------------------------------------+
+| QAIC_TIMESYNC | 22 & 23 | AMSS | Used to periodically synchronize |
+| _PERIODIC | | | timestamps in the device side logs with|
+| | | | the host time source. |
++----------------+---------+----------+----------------------------------------+
DMA Bridge
==========
diff --git a/Documentation/accel/qaic/qaic.rst b/Documentation/accel/qaic/qaic.rst
index 9ccbfea86f5a72..f81020736ebfbe 100644
--- a/Documentation/accel/qaic/qaic.rst
+++ b/Documentation/accel/qaic/qaic.rst
@@ -201,3 +201,8 @@ overrides this for that call. Default is 5000 (5 seconds).
Sets the polling interval in microseconds (us) when datapath polling is active.
Takes effect at the next polling interval. Default is 100 (100 us).
+
+**timesync_delay_ms (unsigned int)**
+
+Sets the time interval in milliseconds (ms) between two consecutive timesync
+operations. Default is 1000 (1000 ms).