diff options
| author | Tero Kristo <t-kristo@ti.com> | 2019-10-02 15:06:11 +0300 |
|---|---|---|
| committer | Tero Kristo <t-kristo@ti.com> | 2019-10-31 15:33:26 +0200 |
| commit | f5869190667951720f8c1ec4638bff4c682a3a4e (patch) | |
| tree | d9e823e109aefad2c220ce96caa666213efe9c6d | |
| parent | 8ffea6eef4ace7e207fc2fe852d2019d93f51d1a (diff) | |
| download | linux-for-5.5-ti-clk-v2.tar.gz | |
ARM: dts: omap3: fix DPLL4 M4 divider max valueti-clk-for-5.5-v2for-5.5-ti-clk-v2
The maximum divider value for DPLL4 M4 divider appears wrong. For most
OMAP3 family SoCs this is 16, but it is defined as 32, which is maybe
only valid for omap36xx. To avoid any overflows in trying to write this
register, set the max to 16 for all omap3 family, except omap36xx. For
omap36xx the maximum is set to 31, as it appears value 32 is not working
properly.
Signed-off-by: Tero Kristo <t-kristo@ti.com>
Tested-by: Adam Ford <aford173@gmail.com>
Acked-by: Tony Lindgren <tony@atomide.com>
| -rw-r--r-- | arch/arm/boot/dts/omap36xx-clocks.dtsi | 4 | ||||
| -rw-r--r-- | arch/arm/boot/dts/omap3xxx-clocks.dtsi | 2 |
2 files changed, 5 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/omap36xx-clocks.dtsi b/arch/arm/boot/dts/omap36xx-clocks.dtsi index e66fc57ec35de..4e9cc9003594b 100644 --- a/arch/arm/boot/dts/omap36xx-clocks.dtsi +++ b/arch/arm/boot/dts/omap36xx-clocks.dtsi @@ -105,3 +105,7 @@ <&mcbsp4_ick>, <&uart4_fck>; }; }; + +&dpll4_m4_ck { + ti,max-div = <31>; +}; diff --git a/arch/arm/boot/dts/omap3xxx-clocks.dtsi b/arch/arm/boot/dts/omap3xxx-clocks.dtsi index 685c82a9d03e4..0656c32439d21 100644 --- a/arch/arm/boot/dts/omap3xxx-clocks.dtsi +++ b/arch/arm/boot/dts/omap3xxx-clocks.dtsi @@ -416,7 +416,7 @@ #clock-cells = <0>; compatible = "ti,divider-clock"; clocks = <&dpll4_ck>; - ti,max-div = <32>; + ti,max-div = <16>; reg = <0x0e40>; ti,index-starts-at-one; }; |