aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorQi Hu <huqi@loongson.cn>2023-06-15 14:35:52 +0800
committerHuacai Chen <chenhuacai@loongson.cn>2023-06-15 14:35:52 +0800
commit346dc929623cef70ff7832a4fa0ffd1b696e312a (patch)
tree535dd55f8beaa6e1b83936d1f7c6aada3ddd58ef
parentddc1729b07cc84bb29f577698b8d2e74a4004a6e (diff)
downloadlinux-346dc929623cef70ff7832a4fa0ffd1b696e312a.tar.gz
LoongArch: Fix the write_fcsr() macro
The "write_fcsr()" macro uses wrong the positions for val and dest in asm. Fix it! Reported-by: Miao HAO <haomiao19@mails.ucas.ac.cn> Signed-off-by: Qi Hu <huqi@loongson.cn> Signed-off-by: Huacai Chen <chenhuacai@loongson.cn>
-rw-r--r--arch/loongarch/include/asm/loongarch.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/loongarch/include/asm/loongarch.h b/arch/loongarch/include/asm/loongarch.h
index b3323ab5b78d3..35e8a52fea11a 100644
--- a/arch/loongarch/include/asm/loongarch.h
+++ b/arch/loongarch/include/asm/loongarch.h
@@ -1496,7 +1496,7 @@ __BUILD_CSR_OP(tlbidx)
#define write_fcsr(dest, val) \
do { \
__asm__ __volatile__( \
- " movgr2fcsr %0, "__stringify(dest)" \n" \
+ " movgr2fcsr "__stringify(dest)", %0 \n" \
: : "r" (val)); \
} while (0)