diff options
| author | Justin Swartz <justin.swartz@risingedge.co.za> | 2024-03-08 17:56:16 +0200 |
|---|---|---|
| committer | Thomas Bogendoerfer <tsbogend@alpha.franken.de> | 2024-03-11 13:58:06 +0100 |
| commit | c5bb691ccc3e51710276cab8192f801ded913c4d (patch) | |
| tree | 4b21df03bcee22aca806ab87901b2ce32cc54096 | |
| parent | 7b09814959b2464c46d5f68f1feb5ca1b72d36e6 (diff) | |
| download | devicetree-rebasing-c5bb691ccc3e51710276cab8192f801ded913c4d.tar.gz | |
mips: dts: ralink: mt7621: add serial1 and serial2 nodes
Add serial1 and serial2 nodes to define the existence of
the MT7621's second and third UARTs.
Acked-by: Sergio Paracuellos <sergio.paracuellos@gmail.com>
Signed-off-by: Justin Swartz <justin.swartz@risingedge.co.za>
Reviewed-by: Arınç ÜNAL <arinc.unal@arinc9.com>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
[ upstream commit: 7fdfd3d81b2a02ecbcc4b285311d25e8b5f4cbf9 ]
| -rw-r--r-- | src/mips/ralink/mt7621.dtsi | 40 |
1 files changed, 40 insertions, 0 deletions
diff --git a/src/mips/ralink/mt7621.dtsi b/src/mips/ralink/mt7621.dtsi index 68467fca3fc950..02e1f2491db0fd 100644 --- a/src/mips/ralink/mt7621.dtsi +++ b/src/mips/ralink/mt7621.dtsi @@ -129,6 +129,46 @@ pinctrl-0 = <&uart1_pins>; }; + serial1: serial@d00 { + compatible = "ns16550a"; + reg = <0xd00 0x100>; + + reg-io-width = <4>; + reg-shift = <2>; + + clocks = <&sysc MT7621_CLK_UART2>; + + interrupt-parent = <&gic>; + interrupts = <GIC_SHARED 27 IRQ_TYPE_LEVEL_HIGH>; + + no-loopback-test; + + pinctrl-names = "default"; + pinctrl-0 = <&uart2_pins>; + + status = "disabled"; + }; + + serial2: serial@e00 { + compatible = "ns16550a"; + reg = <0xe00 0x100>; + + reg-io-width = <4>; + reg-shift = <2>; + + clocks = <&sysc MT7621_CLK_UART3>; + + interrupt-parent = <&gic>; + interrupts = <GIC_SHARED 28 IRQ_TYPE_LEVEL_HIGH>; + + no-loopback-test; + + pinctrl-names = "default"; + pinctrl-0 = <&uart3_pins>; + + status = "disabled"; + }; + spi0: spi@b00 { status = "disabled"; |