TI clock driver changes for 5.5

As the clock and reset handling is tightly coupled on the hardware level
on OMAP SoCs, we must ensure the events are sequenced properly. This
series makes sure that the clock side is behaving properly, and the
sequencing of the events is left for the bus driver (ti-sysc.)

Additionally, a couple of smaller changes needed by remoteproc support
are added; checking of the standby status and some missing clkctrl data
for omap5/dra7.
-----BEGIN PGP SIGNATURE-----

iQJEBAABCgAuFiEEtQ6szHmfiBT7fujkyvq9MXlQGhEFAl2wTvoQHHQta3Jpc3Rv
QHRpLmNvbQAKCRDK+r0xeVAaEdVSEACnPVj+CEI8641XHFrAjDOeJO5AToY9pxXR
esMufQuAo++l84EtUv04J/PWsBHagA2gcFOj0bz8kxal+ReoXjgcYZWxjspRkP69
1+9+rk6Eer4d9saxryCpDNnEIlOyl9mgj+7Qu3kWwy+igza7/jKo4Db/eSHGamQ7
b237KCiMJJYrYkheJKYObaffBhWn1/Z115H6+yA7sf9C5O+vru+CHNaZu2pcamqM
6xBs4YJ3v5DJ5qHdUQCQBg6qUUJqM0tmo0fENr/irR3OgFsKqGoYRl0VATt6uQqm
9PSgRnr2F1M1JK/UmfhJRidLBTcNQIZ/r0cDV8IqVX5kFAR02LqwRe3t2/m7I2QP
PR2wf39LO7H1pkgvoiK87O6CfdRAPn0F9XEEeDWlkd6wpSVS27DDdrEkuuWV33uk
RREhwG2GKQwB/cOQfDS4enTWq7bkNE6vMaGFS5l1moeeUv0RZ1/lcbcoqovp4Syb
kA97XlEjxaejvfsfSF6sHlNPJZ0KutcTAHkC7O2ayC5yN18lTxlXUX4paRM7kQcQ
LpgqFn5/H8HCmPhg/BpDZzL52zWOnajZ/iNCiDdAo18wc+u3opeUKeblsnGULE2j
QprkB9AOOiI9iV6fR1/jwRZLN5nXOv3oewVpuLVbkKG813h7ZckoWHwg0wh9EqpJ
+BOnapSHfg==
=bi6V
-----END PGP SIGNATURE-----